EE LOGO
 
    Design Service Production Service IP Catalog Methodology Successful Story Partners
    Home > Successful Story > Low Power Design
First Pass 90nm Silicon Success
Multi-media Processor
Huge Cost Reduction on PCM Chip
Low Power Design
12 Million Gate Count Design
Optical Shrink Technology
WCDMA Base Station
ESD Production

 

Success Story: Low Power Design

Chip Function  
Mobile Image Processing
 
Design Summary
  • Technology: 0.13um RF
Design Challenges
  • 30mW for 0.13um down from 300mW for 0.18um
  • S/W optimization: from 100mips to 70mips + H/W acceleration
  • H/W acceleration: multiplier from 2 cycles to 1 cycle (30mips increase)
  • Low power memory IP -> From 1.8V to 0.9V 8Kx16 (from 15mA-20mA to 0.6mA)
  • Three power cut off domain with power switch